write VHDL simulation testbench

join shbcf.ru